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We report the observation of channel-width dependent enhancement in nanoscale field effect
transistors containing lithographically-patterned silicon nanowires as the conduction channel. These
devices behave as conventional metal-oxide-semiconductor field-effect transistors in reverse source
drain bias. Reduction of nanowire width below 200 nm leads to dramatic change in the threshold
voltage. Due to increased surface-to-volume ratio, these devices show higher transconductance
per unit width at smaller width. Our devices with nanoscale channel width demonstrate extreme
sensitivity to surface field profile, and therefore can be used as logic elements in computation and
as ultrasensitive sensors of surface-charge in chemical and biological species.
PACS numbers:
The foundation of semiconductor microelectronics in-
dustry has relied on superior material properties of silicon
and its scaling properties. Combination of silicon with
the field-effect transistor (FET) design has allowed de-
vices that are smaller, faster and cheaper. However, the
traditional scaling of conventional planar CMOS devices
leads to performance limitation due to increased leak-
age current with reduced gate thickness [1]. There has
been intense activity in both silicon [2] and non-silicon
based materials [3, 4, 5] and gate dielectrics for improved
performance; however, investigation of alternative device
architecture with silicon remains a major thrust, due to
large-scale manufacturing constraints [2].
In comparison to bulk-planar transistor configuration,
vertical three-dimensional channels between the source
and the drain can provide better control of current flow
within the channel, better I − V characteristics and
better sub-threshold slopes in specific bias configura-
tions. In addition to these improved properties, control
of transverse channel-width dimension rather than the
gate thickness offers a new method of improving perfor-
mance. We show that in a vertical 3D transistor, the
performance can be enhanced as the channel width is
scaled down. Thus we avoid the problem of increased
leakage current seen in conventional devices where the
gate thickness is reduced.
Vertical three-dimensional channel structures are natu-
rally obtained in carbon nanotubes (CNT) or chemically-
grown silicon nanowires (SiNW) mounted between source
and drain electrodes. Bottom-gated FET devices using
CNT and SiNW have been used to demonstrate logic op-
eration as well as molecular sensing [6, 7, 8]. Apart from
the issue of lack of materials control, the main difficulty
with this bottom-up approach continues to be the fun-
damental lack of control in the critical dimension (CD)
that determines the device sensitivity and response.
In this letter, we report fabrication and measurement
of I − V characteristics of novel field effect transis-
tors with three-dimensional silicon nanowire channels be-
tween the source and the drain. Starting from Silicon-
on-Insulator (SOI) wafers, we use a top-down approach
for fabricating nanomachined three-dimensional silicon
nanowires with controlled channel width, using electron-
beam lithography [9, 10, 11, 12]. The CMOS-compatible
nanofabrication approach is suitable for scalable man-
ufacturing because the critical dimension of the chan-
nel width as well as the gate configurations are phys-
ically engineered. When the device is operated in re-
verse source drain bias, the threshold voltage demon-
strates dramatic change as the channel width is reduced
below 200 nm. The device performance, evaluated in
terms of transconductance per unit width of nanowire
surfaces, is enhanced as the channel width is reduced.
This nanoscale-dependent behavior can be exploited in
device applications as logic elements and sensors [13, 14].
The nanowire channel in our field effect transistor de-
vices are fabricated using e-beam lithography followed
by surface nanomachining. The starting SOI wafer con-
sists of 100 nm thick silicon as device layer, 380 nm
silicon dioxide insulation layer, and 600 µm of silicon
substrate. The p-type device layer volume resistivity
is 10 − 20 Ω·cm, corresponding to 10−15 cm−3 initial
doping. The depletion width for bulk silicon (Si) with
the same doping concentration is LD = 130 nm. The
device layer of SOI is fully depleted, since its thickness
H = 100 nm < 2LD. There is no further intentional dop-
ing or high-temperature annealing. The advantages of
not performing this step are that the fabrication process
is easy and we do not have to worry about the nonuniform
doping profile in nanowires due to source/drain doping
or high-temperature annealing process. The drawback is
that it leads to non-Ohmic contact, which may reduce the
device performance. However, we have developed a sim-
ply analytical model to extract all parameters for evalu-
ating device performance. We also find that the equiva-
lent resistance of the non-Ohmic contact is much smaller
than the nanowire resistance when small reverse bias is
applied, so the device performance is barely influenced
by the non-Ohmic contact in the sensing applications.
Fig. 1 (a) shows a scanning electron micrograph of
the devices. Fig. 1 (b)-(c) shows schematic views of the
nanowire. The nanowire channel dimension are length L,
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2FIG. 1: (a) Scanning electron micrograph of the device before
depositing the top electrode. (b) Schematic cross-sectional
view of the nanowire showing the top and side surfaces, totally
three surfaces, are contacted with the top gate. (c) Perspec-
tive, showing the source, drain and gate electrodes. Schematic
representations are not drawn to scale.
width w, and thickness H = 100 nm. A 20-nm thin di-
electric film of Al2O3, grown by atomic layer deposition
(ALD), serves as an insulation layer between the top gate
and the silicon nanowire. The three sides of the device
are all covered with aluminum electrode as the top gate,
designed to provide gate control of the channel current.
The top gate voltage Vg is controlled while the back gate
is either floated or grounded.
Fig. 2 (a) displays the band diagram for reverse
source drain bias situation. The experimentally mea-
sured source-drain voltage Vds is a series combination of
the contact potential drops and the intrinsic voltage drop
Vba across the nanowire.
Fig. 2 (b) (c) show the I − V characteristics of silicon
nanowire FET at different widths when the back gate is
floated. The general trend can be appreciated by consid-
ering the I − V curves for the 100 nm wide device, when
the top gate voltage Vg is held at zero (dark blue curve).
As Vds is decreased from 0 V, the current remains small
until it reaches about -1V. As Vds is decreased further,
the magnitude of Ids increases sharply. Below a Vds value
of around −3V, the I −V curves are linear, with a small
constant slope. No leakage current is observed between
gate and source/drain in the measurement. Fig. 2 (d) (e)
demonstrate the simulation results for devices using the
following analytic model.
One Schottky barrier is formed between the source con-
tact electrode and the silicon nanowire (SiNW) channel.
Another barrier is established between the drain contact
FIG. 2: (a) Band diagram showing the direction of current
flow. The contact potential drops are in series with the in-
trinsic nanowire potential drop. (b) (c) show Ids vs. Vds
measurement for silicon wires with the width 400 nm, and
100 nm, respectively. The back gate is floated in the mea-
surement. (d) (e) show simulation results at negative bias Ids
vs. Vds for silicon wires with the width 400 nm and 100 nm,
respectively.
electrode and the SiNW channel. Silicon-based Schottky
barrier FETs with large channel widths [15] have been
studied extensively. Koo et al [16] used a partially cov-
ered top gate to study the effect of gate coupling under
positive source drain bias. Here we study a fully covered
top gate under reverse bias conditions, all parameters for
evaluating device performance are extracted using the
analytic model.
For narrow width wires, when the Vg = 0 V, the con-
ducting channel is assumed to be blocked when Vds = 0
V. The response of Ids to the gate voltage is character-
ized by a threshold voltage Vt, such that the channel is
opened when Vg > Vt + Vds. In our model, the threshold
voltage Vt depends on the surface-to-volume ratio of the
nanowire. The device can be seen as a forward-biased and
a reverse-biased Schottky barrier in series with the silicon
nanowire (see Fig. 2 (a)). The experimentally measured
voltage drop Vds is related to the intrinsic nanowire po-
tential drop Vba, and the contact potential drops Vdb,
Vas at the drain and source electrodes respectively by
3Vds = Vdb + Vba + Vas. When the device is operated in
reverse source drain bias, Vas can be neglected, and the
equation is further reduced to Vds = Vdb + Vba.
The current passing through the silicon nanowire chan-
nel is related to the intrinsic voltage drop Vba across it
as
Ids = K[(Vg − Vt)Vba − m2 V
2
ba], (1)
where the gain parameter K is K = µCox
Weff
L . Here µ,
Cox and
Weff
L represent mobility, gate oxide capacitance
per unit area, and effective width of nanowire surfaces
over channel length, respectively. The correction factor
m allows us to take the body effect into account [17].
The current passing through the Schottky barrier can
be modeled by a combination of the thermionic emission
current Ithermi and the tunneling current Itunnel:
Ids = Ithermi + Itunnel. (2)
The thermionic emission current is given by
Ithermi = AA∗T 2 exp
(
−eφB0
kBT
)[
exp
(
eVdb
kBT
)
− 1
]
= C1
[
exp
(
eVdb
kBT
)
− 1
]
, (3)
where C1 is called the reverse saturation current param-
eter, A is the contact area, A∗ is Richardson constant, T
is the temperature, kB is Boltzmann constant and φB0 is
the Schottky barrier height in the absence of an applied
voltage.
The tunneling current can arise from two different con-
tributions: a tunneling current across the Schottky bar-
rier, or due to trap-assisted tunneling. In order to evalu-
ate the different contributions, we first estimate the tun-
neling current across the Schottky barrier [18, 19] using
the Fowler-Nordheim tunneling expression for the asso-
ciated current density JFN :
JFN =
e2(me/m∗n)
8pihφb
E2b exp
(
−8pi
√
2m∗n(eφb)3
3ehEb
)
, (4)
where φb = φB0 −
√
eEb
4pi . Here me is electron mass, m
∗
n
is the effective mass of electron, h is the Plank constant,
Eb is the electric field in the Schottky barrier and  is
the permittivity. The Schottky barrier width can be es-
timated with full depletion approximation:
xd =
√
2(φB0 − Vdb)
eNp
, (5)
where Np is doping concentration. So Eb = −Vdb/xd.
For electron conduction under reverse bias, we can use
φB0 = 0.51 V [20] for estimates. With sample-specific
numerical values for the parameters, we obtain φB ≈
FIG. 3: Threshold voltage as a function of surface-to-volume
ratio for silicon wires. The solid line is a fit to experimental
data (dots). The top inset shows surface-to-volume ratio for
different widths, according to Eq. 7. The bottom inset dis-
plays a scanning electron micrograph of a device containing
400 nm wide silicon wires array.
φB0, and JFN < 10−40 A/m2. Therefore we can neglect
the tunneling current. Considering the second possibility
for tunnelling current contribution, due to Frenkel-Poole
emission [21] which arises from trap-assisted tunneling,
we write the corresponding current density JFP as:
JFP = CFPEb exp
[
−e(φt −
√
eEb/pi)
kBT
]
. (6)
where φt is the barrier height for electron emission from
the trap state. We combine the contributions from
thermionic emission and Frenkel-Poole emission to model
experimental data. The simulations are used to extract
the reverse saturation current parameter C1 = 1.4 µA.
Based on our device contact area A = 100 µm×10 µm,
room temperature, T = 300 K, Richardson constant for
silicon, A∗ = 120 A/cm2/K2, we get the Schottky bar-
rier height between Ti and Si, φB0 = 0.47 eV. This is
in good agreement with the barrier height(0.51V)[20] for
previous estimation. Further high temperature studies
(100− 200 oC) show that both thermionic emission cur-
rent and tunneling current increase as temperature in-
creases. This confirms the tunneling current is from trap-
assisted tunnelling.
Using the analytic model, we can get values of intrinsic
nanowire potential drop Vba, and the contact potential
drop Vdb. We find that Vdb is much smaller than Vba as
long as the absolute value of Vds is not big enough to
reach the small constant slope region in the I −V curve.
So device performance is barely influenced by the non-
Ohmic contact in the sensing applications.
The threshold voltage derived from the experiment
data is a crucial parameter for evaluating the width de-
pendent effect, observed in the data. Fig. 3 shows that
4FIG. 4: (a) Transfer characterisc plot (Vds = −0.1 V) of the
device with 20 nm insulation layer (Al2O3) thickness for dif-
ferent nanowire width. (b) Transconductance per unit width
of the device as the function of surface-to-volume ratio.
as the nanowire width decreases, the threshold voltage in-
creases. We parametrize the width dependence in terms
of the effective surface-to-volume ratio, which is a func-
tion of the nanowire channel thickness, H = 100 nm, and
width, w, with the relation
Asur/Vvol =
w + 2H
wH
=
2
H
×
(
1
2
+
H
w
)
. (7)
From Fig. 3, we find a linear relation between the thresh-
old voltages Vt and the surface-to-volume ratio Asur/Vvol
of silicon nanowires.
The most important parameter of evaluating device
performance is the transconductance gm. It is expressed
as
gm =
∂Ids
∂Vg
= µCox
Weff
L
Vds, (8)
in the linear region of transfer characteristic plot. We
consider the electron inversion layer exists on the sur-
face of nanowires. Thus Weff = (w + 2H)× n, and n is
the number of nanowires in parallel between source and
drain. Since diffferent nanowires have different Weff , it
is better to evaluate device performance using transcon-
ductance per unit width of nanowire surfaces. Fig. 4 (a)
gives the transfer characteristics of nanowires with dif-
ferent width at Vds = −0.1 V. The slop of the curve in
the linear region is the transconductance per unit width
for the device. These values of slops are plotted in Fig. 4
(b); the transconductance per unit width increases one
order of magnitude (6.31 nS/µm to 61.4 nS/µm) as width
shrunks from 400 nm to 100 nm. So the device perfor-
mance is enhanced due to higher surface-to-volume ratio.
The gate dielectric thickness (aluminum oxide layer)
is important in conventional FET configurations. In our
configuration, this thickness also plays a key role in de-
termining the device response and sensitivity. Not only
does the thicker oxide reduce Cox, it also influences the
geometry of 3D structure of nanowires. In Fig. 4 (b),
we also plot transconductance of the devices with thicker
oxide thickness (120nm). The competition between the
two control variables, the gate dielectric thickness and
the three-dimensional nanowire width, is clearly seen in
the data. As expected, sensitivity decreases as the thick-
ness increases, since the surface effect is suppressed as the
oxide thickness becomes comparable to the transverse di-
mension of the wire. With the thick dielectric layer, de-
vices with narrow wires still show reasonable sensitivity
while devices with wider wires do not.
Our approach combines two effects. The first is the ex-
pected enhancement in the control when the oxide layer
thickness at the top gate is reduced. The second is a
novel control of the channel flow by physically engineer-
ing a three-dimensional nanowire channel so as to in-
crease the surface contribution. Both effects can be ex-
ploited for increased sensitivity and better device per-
formance. In biosensing applications, the biomolecules
binding to the modified nanowire surfaces cause a sur-
face potential change, and this shift of surface poten-
tial behaves like changing top gate voltage. We have
shown ultrasensitive protein detection and amplification
of biomolecular recognition signal [14], as well as glucose
sensing [13] with our novel transistor configuration.
In conclusion, we have measured I − V characteristics
for silicon nanowire FET with different nanowire widths.
The threshold voltage of the FET devices shows nanowire
channel-width dependent effect. The device performance
is enhanced due to increased surface-to-volume ratio. An
analytical model by considering the Schottky barrier of
the device provides a good explanation of the data, and
is useful for evaluating device performance. Both exper-
iment and the analytical model suggest that device per-
formance can be enhanced by narrow channel width in a
three-dimensional channel and thin dielectric layer. Our
approach can be used for developing better transistors
for logic operations and sensor applications in nanoelec-
tronic semiconductor industry.
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